ABSTRACT: Two-dimensional (2D) semimetals beyond graphene have been relatively unexplored in the atomically thin limit. Here, we introduce a facile growth mechanism for semimetallic WTe 2 crystals and then fabricate few-layer test structures while carefully avoiding degradation from exposure to air. Low-field electrical measurements of 80 nm to 2 μm long devices allow us to separate intrinsic and contact resistance, revealing metallic response in the thinnest encapsulated and stable WTe 2 devices studied to date (3−20 layers thick). High-field electrical measurements and electrothermal modeling demonstrate that ultrathin WTe 2 can carry remarkably high current density (approaching 50 MA/cm 2 , higher than most common interconnect metals) despite a very low thermal conductivity (of the order ∼3 Wm −1 K −1 ). These results suggest several pathways for air-stable technological viability of this layered semimetal. KEYWORDS: two-dimensional atomic layers, semimetals, transition metal dichalcogenides, current density, thermal conductivity, environmental stability T he preceding decade saw much interest in twodimensional (2D) nanomaterials, often exhibiting distinct evolution of chemical and physical properties as material thickness is scaled from layered bulk to individual atomic or molecular monolayers.
T he preceding decade saw much interest in twodimensional (2D) nanomaterials, often exhibiting distinct evolution of chemical and physical properties as material thickness is scaled from layered bulk to individual atomic or molecular monolayers. 1−3 While semiconducting 2D materials have received much attention, layered 2D semimetals other than graphene have been relatively underexplored in the atomically thin limit. Materials such as β-MoTe 2 and WTe 2 stabilize as semimetals in a distortion of the octahedral 1T (CdI 2 structure) geometry, with in-plane buckled chains formed by pairs of Mo/W atoms dimerizing in intermetallic charge−exchange, 4−6 while van der Waals bonding dominates the interlayer interaction. Whereas MoTe 2 may be synthesized in both 2H and 1T polytypes, or reversibly switched between the two as a function of temperature or strain, 7, 8 WTe 2 has been known since the 1960s to adopt an orthorhombic structure with the Pmn2 1 space group (sometimes called "Td"), irrespective of growth conditions [4] [5] [6] 9, 10 or conventional strain, 8 as the heaviest of the group VI dichalcogenides. Despite the inaccessibility of a semiconducting phase, semimetallic WTe 2 has received renewed attention from the experimental observation of nonsaturating magnetoresistance in bulk samples, in excess of 13 million percent up to 60 T at 0.53 K. 11 This behavior was attributed to perfect compensation between balanced electron and hole populations at the Fermi surface below 150 K, projected to persist down to individual monolayers. 12, 13 Recent studies have also identified WTe 2 as a potential contact for 2D semiconductors, with a relatively low work function (Φ < 4.4 eV) among 2D metals, 14 recently applied in realizing unipolar n-type transport in the typically ambipolar semiconductor WSe 2 . 15 Layer-dependent experiments of any kind are nonetheless limited, 16−19 due to a lack of geological sources, challenges in precursor purification during bulk crystal growth, 10, 11 as well as observed degradation (oxidation) of thin layered tellurides with exposure to ambient oxygen and moisture. 16, 19, 20 In particular, Wang and colleagues studied magnetotransport in uncapped flakes down to bilayer thickness, 19 reporting an insulating regime in sub-six-layer samples attributed to oxidation-induced disorder from ambient exposure.
In this work, we first synthesize bulk WTe 2 crystals by a facile growth method employing commercially available molecular powders, and then we isolate few-layer flakes in an inert environment (Methods and Figure S1 ). Test devices are fabricated in a manner avoiding any open-air exposure of channel regions, ultimately encapsulating devices in situ with AlO x by atomic layer deposition (ALD), as described in the Methods section. This stabilizes ultrathin WTe 2 against ambient degradation, evidenced by spectral analysis of vibrational modes and chemical bonding, preserving Ohmic conduction at high current densities. Electrical characterization is performed on (capped and stable) 3-to 20-layer WTe 2 devices using the transfer length method (TLM) approach, separating the contributions of intrinsic and extrinsic (contact) resistance from 80 to 300 K. High-field measurements (up to breakdown) reveal large current densities approaching 50 MA/ cm 2 , in the range of relevance for technological applications. 21−23 By comparison with a self-heating model, we are also able to estimate the in-plane thermal conductivity of WTe 2 . This study represents the successful stabilization and electrothermal characterization of intrinsic WTe 2 approaching the ultimate thickness limit, and could facilitate exploration of further fundamental properties, as well as potential device contacts, spintronic, memory, and interconnect applications.
RESULTS AND DISCUSSION
Fabrication and Characterization. Bulk crystals of WTe 2 ( Figure 1a) were grown directly by chemical vapor transport (CVT) of a commercial molecular powder (American Elements WTe 2 , 99.5%), with no need for chemical or thermal precursor pretreatment, using elemental iodine as a transport agent (see the Methods section). We achieved a high yield of fewmillimeter-sized crystals, exhibiting both ribbon-and plateletlike morphologies with clear evidence of layered structure under mechanical cleavage or scanning electron microscope (SEM) inspection (Figure 1b,c) . Electron microprobe analysis (EMPA) confirmed a stoichiometry of WTe 2.05 with negligible levels of metal contaminants throughout bulk samples. We then mechanically exfoliated few-layer WTe 2 flakes onto 90 nm SiO 2 on p ++ Si substrates under an inert atmosphere (a nitrogenpurged glovebox; O 2 and H 2 O below 3 ppm at their highest levels) and initially capped them with a 300 nm film of poly(methyl methacrylate) (PMMA), serving both as protective coating and resist for electron-beam (e-beam) lithography.
Contacts were lithographically defined, developed, and metalized with 20 nm Ti/20 nm Au, such that exposed device contact surfaces saw cleanroom air for less than 5 min before transfer into a load-locked e-beam evaporator (base chamber pressure ∼10 −8 Torr). To mitigate the possibility of channel oxidation, we performed resist and metal lift-off in another nitrogen glovebox connected to a thermal ALD chamber where, after lift-off, we immediately deposited ∼15 nm of amorphous AlO x in situ by alternating trimethylaluminum (TMA) and H 2 O pulses at 150°C. Inspection by optical and atomic force microscopy (AFM) revealed uniform nucleation of this capping dielectric (Figure 2a,b) , with identical root-mean-square roughness on flakes and the surrounding oxide (<0.4 nm). The smoothness of the capping film facilitated layer counting in flakes directly from AFM height profiles, uniformly measured as integer multiples of the interlayer spacing of ∼0.704 nm 4, 5 with an additional ∼0.2 nm offset.
ALD-capped WTe 2 nanosheets were found to produce a characteristic, layer-dependent Raman response under illumination from a low-power 532 nm wavelength laser (Figure 1d ), consistent with previous reports, 16−19 and lacking any features associated with metal-oxide formation on tungsten dichalcogenides. 24, 25 The orthorhombic structure of WTe 2 results in a richer set of Raman-active vibrational modes than the simple A 1g and E 2g (cross-and in-plane) pairing in 2H-layered crystals; a total of five modes are identified in the range of 100−250 cm −1 , with bulk values delineated according to the convention of ref 17 , corresponding primarily to vibrations of Te atoms around an expanded unit cell of a W−W dimer. These soften and stiffen to varying degrees as the layer number is reduced below 10, closely matching known theoretical and experimental values. 17−19 An additional mode appears only in our thin fourlayer sample, as a blue shift of the bulk A 1 7 mode 18 exposes a 130.5 cm −1 shoulder peak (marked by an arrow in Figure 1d ). This new feature represents the A 1 8 mode identified exclusively in this range by ref 17. We utilized the encapsulation to prevent ambient oxidation of ultrathin WTe 2 , and ALD alumina was chosen for its compatibility with standard microfabrication and effectiveness as an oxygen and moisture barrier (also recently applied for environmental stability of few-layer black phosphorus 26, 27 ). Grown on devices whose channels had only seen an inert nitrogen atmosphere (Figure 2a,b) , 15 nm AlO x films were found to significantly improve device yield and preserve Ohmic response with no noticeable current degradation after 1 week (Figure 2c ). In comparison, uncapped devices measured immediately after in-air metal lift-off manifested current nonlinearity at moderate source−drain biases and significant decline in performance over several dayseven when stored in partially deoxygenated environments (e.g., a tabletop drybox). Such degradation is consistent with increased charge trap density from the progressive oxidation of the top-most WTe 2 layers, which we evaluated by high-resolution X-ray photoelectron spectroscopy (XPS) in Figure 2d .
Oxidation of uncapped crystals is evident in the Te 3d spectra of both freshly cleaved and aged multilayers on SiO 2 /Si, most prominently in the appearance of secondary peaks across the 3d 3/2 and 3d 5/2 energy range, matching reference values for Te(IV)−O binding in TeO 2 . 28, 29 These features increase in intensity with time relative to Te−W bonds, matching a trend recently observed in ref 16 , though they are entirely absent on surfaces probed through the AlO x capping. There, only W bonding is measured even after 7 days of storage. Ancillary evidence is provided in the upward energetic shift of W 4f peaks in uncapped samples, by an average ∼0.8 eV relative to capped flakes, and the appearance of a high-energy shoulder, suggesting a partial WO 3 bonding character induced through atmospheric exposure. Layered WO 3 is the oxide most readily formed on W dichalcogenide crystals, 24, 25 producing XPS W 4f reference peaks measured an average of 2−3 eV higher 30, 31 in binding energy than those of comparatively closely spaced WS 2 and WSe 2 31−33 used here as analogues for WTe 2 . Our findings indicate significant chemical degradation of uncapped layers during the ∼1 h period of ambient exposure between gloveboxbased exfoliation and XPS measurement, despite prior studies observing constant optical contrast for exposed few-layer samples on the order of 1 day. 19 This supports the conjecture of oxidation-induced disorder driving a metal-to-insulator transition in resistivity when the WTe 2 thickness is reduced below six layers, 19 a regime avoided through careful encapsulation in all our thinner samples discussed below.
Low-Field Electrical Transport. We performed electrical characterization via two-terminal and TLM test structures, with channel lengths L from 80 nm to 2 μm, as shown in Figure  2a ,b. As expected for carrier-rich semimetallic devices, the Si back-gate had a negligible (<5%) effect on current modulation ( Figure S2a) , and the remainder of electrical measurements was carried out at zero gate bias. Figure 3a shows the linear fits for a TLM test structure, over the 80−300 K temperature range.
Plotting the measured resistance normalized by width, RW = R S L + 2R C , yields a slope R S as the intrinsic sheet resistance and the intercept 2R C as the total contact resistance (L and W are the length and width of the WTe 2 channel). Figure 3b presents a summary of TLM-extracted resistivity ρ in the range of 0.4− 1.4 mΩ·cm (at room temperature) for WTe 2 devices of different layer thicknesses. Most ultrathin devices display metallic behavior (ρ increasing with T), consistent with prior reports of bulk resistivity for synthetic WTe 2 . 1, 18, 34 Only the 17-layer device exhibited monotonic decline in ρ with increasing T; however, this was one of the most resistive TLM structures probed, thus its temperature-dependent behavior could be more indicative of defect-limited hopping rather than phononlimited transport (as for the devices with lower ρ).
Interestingly, no clear layer dependence of resistivity emerges for the thickness range probed here; this could be due to different crystalline orientations of the devices, as buckled W chains break the 2D symmetry of the layer plane with a preferred directionality. 4−6 This has been noted in scanning tunneling microscopy (STM) measurements of aligned zigzag features on cleaved WTe 2 surfaces 35 and a strong variation on magnetotransport in bulk ribbons with the angle of the applied field.
11 Thickness invariance in this range is also consistent with recent measurements of an effectively three-dimensional electronic structure in WTe 2 , 36,37 with only moderate Fermi surface anisotropy in 2D layers attributed to increased interlayer coupling from the described lattice distortion. Room-temperature resistivity remains an order of magnitude greater than that of layered band metals in bulk, 1,9 including most group V (V, Nb, Ta) disulfides, selenides, and tellurides. It nonetheless remains comparable to that of bulk WTe 2 , 18, 34 unlike the 10-fold or greater increase of ρ in metals like 1T-TaS 2 in the few-nanometer thickness regime. 38, 39 Extracted contact resistances for 20 nm Ti/20 nm Au leads (Figure 3c ) also show no clear dependence on layer number, with mean R C spanning a range of 500−600 Ω·μm over the 80−300 K temperature range. ( Figure S2c displays the temperature dependence of R C , which increases with temperature like the resistivity.) The contact resistance to ultrathin WTe 2 found here is near the lower end of reported resistances for evaporated metals on transition metal dichalcogenides (0.5−2 kΩ·μm) without chemical doping or lattice-level modification. 40, 41 Figure 3d presents the current density J at 80 and 300 K for all measured thicknesses, 42 at low intrinsic field (4000 V/cm; equivalent to 1 V across a 2.5 μm channel length). Despite the aforementioned variability obscuring an explicit layer dependence, the current density J appears to increase up to 9−11-layer device thickness, beyond which J saturates. A gradual fall-off in current density might be expected for thicker, metallic layered crystals with top contacts (i.e., tens of layers to bulk) due to interlayer resistance limiting current flow to the top-most layers. In contrast, the cross-plane current distribution in fewlayer graphene or semiconducting 2D materials is determined by competing effects from electrostatic gating, top-down charge injection, and interlayer electrostatic screening.
43, 44 For a carrier-rich (semi-) metallic 2D crystal, dielectric screening limits the charge injected into lower layers from top contacts as the thickness is increased, effectively confining current to the top-most layers in the absence of direct edge injection. Underlying strata serve primarily to screen-out any substrate (e.g., oxide) charge fluctuations in approaching bulk transport limits. 43 Absence of this screening in the thinnest, most sensitive samples (≤5 layers) explains the lower measured current densities and slightly higher TLM-extracted contact resistance.
High-Field Transport. We next examine high-field, coupled electrical and thermal transport in our WTe 2 devices, as summarized in Figure 4 . First, we note that for modeling purposes of a given device, ρ(T) can be fit as a function of temperature by a cubic polynomial ( Figure S2b ). This facilitates current calculation as a function of temperature, I(T) = V/ R(T), self-consistently with a self-heating (SH) model. To estimate the average temperature increase, we can express the thermal resistance per unit length from the WTe 2 channel to the substrate as
where t ox is the SiO 2 thickness, k ox and k Si are the thermal conductivities of SiO 2 and Si (including their temperature dependence; 46 see Supporting Information section 3), and W eff is an effective width of the heat dissipation path through the Si substrate. 45 The equation above represents the series combination of three terms: the thermal resistance of the WTe 2 −SiO 2 interface Cox , the spreading thermal resistance into the SiO 2 , 47 and the spreading thermal resistance into the Si substrate (Figure 4a inset) .
The average temperature increase due to Joule heating is = + T T I T V ( ) 0 t h , where T 0 is the ambient temperature and ≈ gL 1/( ) th is the total thermal resistance for "long" devices, 48 much longer than the thermal healing length L H along our WTe 2 devices. Here, L H = (kWt/g) 1/2 ≈ 70−150 nm (as we will see in the following discussion), where t is the thickness and k is the lateral thermal conductivity of WTe 2 . Figure 4c shows that this model with SH can correctly reproduce the decrease in current at high field, whereas the model without SH cannot capture this behavior for a "long" device with L ≈ 750 nm. The WTe 2 −SiO 2 thermal interface resistance was used as a fitting parameter here, yielding an , which is similar to the values of Cox for graphene−SiO 2 interfaces. 49 We can also extend this simple SH model to include heat loss from WTe 2 to the AlO x capping layer and to the Ti/Au contacts. This is primarily applicable to our "shorter" devices (compared to L H ), where more heat flows laterally into the metal contacts. We can express the peak (maximum) temperature along the WTe 2 device as a function of the input power P and other thermal parameters as ) current density in capped WTe 2 devices at 80 and 300 K, corrected for contact resistance. Lines are guides for the eye; different symbols represent different samples.
where
. Similarly, we can also express the average temperature (T avg ) along the WTe 2 :
is the thermal resistance of the metal contacts, L HM = (t m t ox k m /k ox ) 1/2 represents the thermal healing length into metal contacts of thickness t m and thermal conductivity k m , and T 0 = 80 or 300 K. Equations 2 and 3 reduce to that of the "long" device [T max ≈ T avg ≈ T 0 + P/(gL)] when L ≫ L T , and the temperature profile is flat from source to drain. 50 The expressions can also be simplified when contacts are assumed to be perfect heat sinks ( T = 0), which is often a reasonable approximation. 50 The analytic model given by eqs 1−3 is applicable to most metallic interconnects, not just to WTe 2 , and it is validated here with finite-element (COMSOL) simulations of the device structure in Figure 4b . (More simulation results are shown in Supporting Information section 5.) Figure 4d displays several measured I−V curves up to breakdown of our WTe 2 devices, with high lateral V DS (the higher resistivity at 80 K is due to intersample variability of particular 5-and 10-layer flakes). We find that AlO x -capped WTe 2 devices can reach up to 30−50 MA/cm 2 current densities, in excess of the 10−20 MA/cm 2 benchmark for VLSI interconnect stress testing. 21−23 We also obtain current densities of >30 MA/cm 2 in two WTe 2 nanoribbons (∼50 nm wide) shown in Figure S7 . These current densities are larger than typical values for Al and Cu, which are several MA/cm 2 , and are similar to bulk W films at several tens of MA/cm 2 .
51−53
Among atomically thin semimetallic layers, only graphene can withstand higher current densities, typically hundreds of MA/ cm 2 and approaching 1 GA/cm 2 for aggressively scaled nanoribbons. 45 SEM imaging of most failed devices ( Figure  S6 ) showed breakdown near the device midpoints, with intact metal contacts, suggesting WTe 2 failure at the point of maximum temperature and good contact resistance up to high bias.
Our thinnest AlO x -capped devices (3−5 layers) in Figure 4d show Ohmic response and breakdown current densities (up to ∼50 MA/cm 2 ) comparable to thicker ones. Taken together with Figure 3c ,d, these findings are in contrast with a prior study on uncapped samples, 19 which reported a sharp increase of resistivity and insulating behavior in ultrathin WTe 2 (<6 layers). As another reference point, layered metallic TaSe 2 supports lower peak current densities of 19 ± 8 MA/cm 2 in conventionally fabricated (also uncapped) devices of ∼12 nm thickness, with unreliable measurements in much thinner flakes. 54 Our experiments thus reinforce the importance of encapsulation with AlO x and avoiding exposure to oxygen and moisture during processing (see Methods). In addition, our simulations ( Figures S4 and S5 ) also suggest that the encapsulation layer partly aids lateral heat spreading to the contacts during high-field transport, assisting the higher current densities. Encapsulating WTe 2 devices with a higher thermal conductivity material (hexagonal boron nitride, h-BN, instead of AlO x ) or placing them on a better heat-sinking substrate (e.g., 30 nm SiO 2 ) could further increase the current densities by another 10−25% (Table S2) .
Thermal Conductivity Estimate. We can also utilize these self-heating studies at high field to estimate the lateral thermal conductivity k of WTe 2 , following the work of Liao et al., 47 with our updated model from eqs 1−3 above. The input power is P = I D (V DS − 2I D R C ), where R C is the electrical contact resistance and T max ≈ 1300 K is the WTe 2 breakdown temperature (the melting temperature of WTe 2 ). 55 For devices capped by AlO x , we must be careful to account for partial lateral heat sinking through this capping layer. Thus, we modify the lateral healing length to L H = (k eff Wt/g) 1/2 , where the effective thermal conductivity, k eff , is the parallel combination of lateral heat flow along the WTe 2 and the AlO x capping (t cap ≈ 15 nm and k cap ≈ , almost an order of magnitude higher than typical bulk metal interconnects (e.g., Al, Cu). SEM images after device breakdown are shown in Figure S6 .
Wm
−1 K −1 at high temperature near T max ). 56, 57 Once k eff is estimated from our SH model, the thermal conductivity of WTe 2 can be deduced from k = k eff − k cap (t cap /t).
We note that in this high-temperature breakdown model we cannot fit the thermal conductivity k and Cox independently; nonetheless, values consistent with all our measured device breakdowns are fit at k = 2.5−3. 18 suggesting higher material quality in exfoliated monocrystalline flakes, within the range computed by Liu et al. 58 The electronic contribution is 10−30% of the overall thermal conductivity, based on estimates with the Wiedemann−Franz law ( Figure S3 ). The lower bound of our estimated k is less than one-half the maximum lattice conductivity of ∼9 Wm −1 K −1 along the [100] (in-plane) WTe 2 direction from first-principles calculations. 58 Its magnitude and variation between devices are nonetheless consistent with the anisotropy expected between multiple inplane (i.e., relative to W−W dimer chain orientation) and crossplane k values, suggesting a strong role of structural asymmetry on thermal transport in such crystals. Orientation mapping of devices and ancillary measurement techniques (e.g., timedependent thermoreflectance across flakes of varying thickness) are needed to elucidate the directional dependence of this parameter. 59 
CONCLUSION
In conclusion, we studied electrical and thermal transport in ultrathin (3−20 layers) semimetallic WTe 2 devices. The WTe 2 crystals were grown from a commercial molecular powder and exfoliated as few-layer flakes in an inert atmosphere, on which we fabricated TLM test structures. Glovebox-based processing and in situ encapsulation with an ALD alumina layer protected devices from ambient oxidation, with this process being essential for obtaining good transport and stability across several weeks for the thinnest (3−6 layers) devices. The intrinsic resistivity of our ultrathin WTe 2 is 10 −4 −10 −3 Ω·cm between 80 and 300 K, with mean contact resistances of 400− 600 Ω·μm. The maximum current density ranged from 30 to 50 MA/cm 2 in encapsulated, air-stable devices (including WTe 2 nanoribbons), which is higher than that achievable in most bulk metal interconnects. Comparison of high-field breakdown with an analytical self-heating model estimated low intrinsic thermal conductivity around 3 Wm −1 K −1 for such ultrathin WTe 2 devices. Additional finite-element simulations indicate that the maximum current density of these interconnects could be increased by capping with a higher thermal conductivity material (such as h-BN) or placing them on better heat-sinking substrates (e.g., thinner SiO 2 ).
It is tempting to assign thermoelectric applications to a good conductor of electricity with poor thermal properties; however, the thermopower (Seebeck coefficient) of WTe 2 is relatively small due to its semimetallic nature. 18, 34 Nevertheless, applications in phase-change memory particularly demand nanoscale electrodes with good current density and poor thermal conductivity 60, 61 to lower the programming energy per bit. In addition, nanostructured WTe 2 could also be a promising candidate for other applications, including as 2D contacts to layered transistors, 14, 15, 60 in magnetic memory, 11, 19 sensors, and spintronics.
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METHODS
Material Growth and Fabrication. Bulk WTe 2 crystals were grown by CVT of a WTe 2 molecular powder (American Elements, 99.5%) sealed in a quartz tube evacuated under argon, with elemental iodine (Alfa Aesar, 99.99+%) added at 5 mg/cm 3 . Growth took place for 14 days along an 11 cm transport length, in a single-zone furnace with a central temperature of 900°C and a ∼100°C thermal gradient ( Figure S1 ). Few-layer flakes were exfoliated onto 90 nm SiO 2 on p ++ Si substrates within the inert atmosphere of a nitrogen glovebox, using low-residue thermal release tape, and were solvent-cleaned and capped in situ by spin-coating a layer of PMMA (Microchem A5 950k). Certain substrates were subject to a weak O 2 plasma exposure (2 min at 60 W, 250 mTorr) to promote adhesion of thinner flakes. The protective PMMA layer also served as a resist for electron-beam lithography of top contacts (Raith 150, 20 kV), developed and transferred within <5 min into load-locked metal evaporators (Kurt J. Lesker or AJA, both electron beam) for deposition of 20 nm Ti/20 nm Au. Lift-off was performed with acetone/2-propanol in a nitrogen glovebox directly connected to a Cambridge Savannah Thermal ALD system. Thus, ALD encapsulation (with ∼150 Å of alumina deposited by alternating TMA and water cycles at 150°C, first saturating surfaces with 10 leading TMA cycles) was accomplished without exposing the devices to ambient air.
Characterization. Compositional analysis on bulk crystals was performed with a JEOL JXA-8230 electron probe microanalyzer. Individual flakes were profiled with an AFM (Veeco Dimension 3100) and Raman spectroscopy (Horiba Labram, 532 nm laser source). High-resolution XPS analysis was performed in a Phi 5000 VersaProbe, calibrated to surface C 1s peaks, with capping layers etched away by in situ Ar + sputtering with iterative signal collection, such that an Al signal was monitored to prevent damage to the flake− alumina interface. Bulk crystals and devices were imaged at high resolution with a FEI XL30 Sirion and the SEM mode of a Raith 150. Electrical characterization was performed in a Janis cryogenic probe station (chamber pressure = 10 −6 to 5 × 10 −5 Torr) cooled with closed-loop liquid nitrogen and connected to a Keithley 4200-SCS parameter analyzer.
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Figures showing the temperature dependence of twoterminal resistivity and its gate dependence; elucidation of the self-heating model and thermal conductivity estimates; temperature evolution of extracted contact resistance and the electronic contribution to thermal conductivity; finite-element (COMSOL) simulations of device temperatures for various substrate oxide thicknesses and encapsulation layer configurations; SEM analysis of bulk flakes and laterally scaled nanoribbons following breakdown; discussion of WTe 2 breakdown mechanisms (PDF) 1 Figure S1 . Schematic of CVT growth (see Methods) resulting in mm-size crystals, which are exfoliated into ultra-thin flakes (3-20 layers) to produce the devices studied in this work. Figure S2a demonstrates the independence of Ohmic behavior in few-layer WTe2 flakes on electrostatic gating, with minute variation in DC current across VG = -38 to +38 V sweep of a global backgate (90 nm SiO2 on p ++ Si). Such invariance was reproduced across all layer thicknesses and temperatures in the 80-300 K range, on both capped and uncapped samples. Figure S2b demonstrates representative dependence of low-field resistivity vs. temperature (ρ vs. T) for both capped and freshly exfoliated, uncapped flakes in the Ohmic regime. A cubic polynomial fit can be made to both curves (dashed lines), as is implemented in the described self-heating model (Figure 4c ). Monotonic increase in resistivity with temperature is consistent with metallic transport. Figure S2c presents the temperature dependence of contact resistance (RC), extracted as one-half of the y-intercept in Transfer Length Measurements (TLM) of total resistance vs. channel length (Figure  3a,c) . RC increases monotonically with temperature, but its dependence is less strong than that of resistivity ρ (Figure 3b and S2b). Both ρ and RC show no clear dependence on layer number. This is consistent with the prior discussions of a relatively 3-dimensional (3D) electron Fermi surface in this structurally 2D material, in addition to the different crystalline orientation of the devices. 
Growth and Exfoliation
Electrical Characterization
Thermal Conductivity Estimates
A schematic of the heat flow pathways of WTe2 devices on 90 nm SiO2 and Si substrates is provided in Figure 4a of the main text. The average temperature rise of a "long" device (L ≫ LT) is ∆T = T -T0 = Pℛth where P is the input power (i.e. Joule heating), ℛth is the overall thermal resistance, and T0 is the ambient temperature. As described in the main text with further details provided below, the thermal resistance ℛth has temperature dependence through the thermal conductivity of SiO2 (kox) and the thermal conductivity of the doped silicon substrate (kSi). Their evolution with temperature T can be captured analytically as kox = ln(Tox 0.52 ) -1.687 and kSi = 2.4 × 10 4 / T0, where the average temperature of the SiO2 is Tox = (T + T0)/2 and the substrate is assumed at the ambient temperature T0. 1 This enables a simple iterative solution of the average device temperature T, obtained self-consistently with kox(T), kSi(T), and the measured device resistivity ρ(T), which is also a function of the average device temperature.
The current is calculated as a function of temperature, I(T) = V/R(T), self-consistently with the selfheating (SH) model whose input are the power P = I(T)V and thermal resistance ℛth(T). The input power may be corrected for the voltage lost at the contacts, i.e. P = I(V -2IRC).
Following previous work on Joule heating in graphene nanoribbons (GNRs), 2, 3 we can express the peak (max) temperature along the WTe2 device as a function of input power and other thermal parameters as:
. Similarly, we can also express the average temperature (Tavg) along the WTe2: (S2)
In the limit of a "long" device (L ≫ LH), the expressions above reduce to T ≈ Tavg ≈ Tmax = T0 + P/(gL) and g is described in the main text. If the WTe2 channel width is small (comparable to the thickness of backgate SiO2 thickness 90 nm), the fringing effect of heat loss to the SiO2 substrate must be considered. We adjust for an effective width Weff = W + 2tox instead of measured width W to describe this fringing effect (as shown by lateral arrows representing the neat heat diffusion pathway in Figure 4b ). In the Equation S1 and S2, RT is the thermal resistance of the metal contacts, LH is the thermal healing length along the WTe2, as described in the main text. Comparing this simple model with temperature-dependent I-V data (Figure 4a ), we can estimate the WTe2-SiO2 contact thermal resistance, ℛCox ~ 3×10 -8 m 2 KW -1 in the temperature range 80-150 K. This simple estimate is possible because for "long" devices the heat sinking occurs almost entirely into the substrate and the contacts play very little role.
In the limit of a "short" device (L comparable to or shorter than LH) heat sinking can occur both into the substrate and into the two contacts. By calculating the lateral heat sinking component we can estimate the lateral thermal conductivity of WTe2. We note that our devices were capped with AlOx, which means that lateral heat flow is given by an effective thermal conductivity, keff, which is the parallel combination of heat flow through the WTe2 and AlOx capping layer (see Figure 4a) . keff enters the equations above through the lateral thermal healing length, LH = (keffWt/g) 1/2 . The actual value of WTe2 thermal conductivity is deduced as k = keff -kcap(tcap/t), where kcap ≈ 4 Wm -1 K -1 (near Tmax) is the thermal conductivity of AlOx and tcap ≈ 15 nm its thickness. 4, 5 As in previous studies of Joule heating in GNRs, 2, 3 we can estimate the lateral thermal conductivity k of WTe2 by taking advantage of electrical I-V measurements taken up to device breakdown, reaching Tmax ≈
T P gL gL R x sinking to the contacts plays a non-negligible role through the thermal conductivity k. (As stated earlier, "long" devices sink most of their heat into the substrate.) Using equation S1 above, we simply relate the (maximum) power input at the point of breakdown from the I-V measurements in Figure 4d to the thermal conductivity, which enters equation S1 through the healing length LH. We use the shorter three devices measured up to breakdown in Figure 4d to fit ℛCox and k at the same time to match Tmax ≈ 1300 K. We note this represents a "high temperature" (near breakdown) thermal conductivity of WTe2.
Values fit in this manner, listed in Table S1 , match devices breakdown profiles consistently: necessitating a boundary resistance less than one-tenth the ℛCox = 3 × 10 -8 m 2 KW -1 estimate at 80-150 K. A decline in ℛCox is expected at elevated temperatures, with higher occupation of relevant phonon modes.
Electronic Contribution of Thermal Conductivity
The electronic contribution ke to the net thermal conductivity k of few-layer WTe2 flakes is calculated by the Wiedemann-Franz Law as ke = σLT, where σ is electrical conductivity, T is temperature, and L = 2.44 × 10 -8 W Ω K -2 is the Lorenz number. Estimated ke values for WTe2 devices of varying thickness are shown in Figure S3 , extracted for AlOx-capped few-layer films. This electronic contribution in ultrathin devices is consistent with prior measurements on bulk, polycrystalline samples through a similar Wiedemann-Franz interpretation of crystal resistivity. 6 Combining these observations with our estimates above, we surmise that total thermal conductivity of WTe2 is dominated by phonons, but with a nonnegligible (10-30%) electronic contribution. 
Finite Element Simulations
We use finite-element (FE) simulations in COMSOL to verify our analytic thermal model, with results shown in Figures S4 and S5 . The FE simulations confirm the predictions of our analytic model, and the ranges of k and ℛCox used therein. Furthermore, the FE simulations also indicate that the device temperature can be reduced by two methods: using a high thermal conductivity material (such as h-BN) as the capping layer, and decreasing the SiO2 substrate thickness ( Figure S4c-d, respectively) . h-BN capping provides improved heat spreading to the contacts due to its large in-plane thermal conductivity, 7 whereas decreasing the SiO2 thickness reduces the total thermal resistance of the substrate. Figure S5 directly compares the predictions of the analytic model (dashed lines) and of the COMSOL simulations (symbols). The maximum channel temperature Tmax vs. applied power P is shown for uncapped, AlOx capped, and h-BN capped WTe2 devices on 90 nm SiO2, and an AlOx capped device on 30 nm SiO2. Figure S4 ), comparing maximum achievable voltages and current densities of h-BN capped, AlOx capped and uncapped devices at Tmax ~ 1300 K (breakdown). The h-BN capped device achieves the highest current density (Jmax). Thermal conductivity values are used at high temperature, where data are available, including the anisotropy of k|| and k⊥ in h-BN. 6. Thermal Breakdown Figure S6 presents SEM micrographs of few-layer, AlOx-capped WTe2 devices following high-current breakdown, imaged at 5 and 10 kV with the SEM mode of a Raith 150. Failure occurs near the mid-point of the channel for all samples, and the Ti/Au electrodes remain fully intact in imaged devices (top and bottom regions of the Figure S6 images). In particular, breakdown around channel centers is consistent with measured metallic conduction, failing nearest the point of highest temperature, Tmax. In certain shortchannel devices, some asymmetry of the breaking point was noted towards a particular electrode, suggesting local field non-uniformity.
Near-complete rupture is observed across the entire width of flakes, alongside apparent local disruption of the encapsulating dielectric layer in certain devices (i.e. both 10L channels). The failure temperature of WTe2 Tmax ≈ 1300 K is nonetheless 300-400 K below the range for onset of melting in AlOx, even for amorphous films with small polycrystalline grain size such as those produced by atomic layer deposition (ALD). 9 Locally defective capping layers may reduce this threshold. Moreover, the WTe2 melting temperature coincides with the onset of several secondary phenomena, including the boiling point of Tellurium (producing buried gas bubbles which escape by rupturing capping layers), 10 and the formation of Al-Te glasses. 11 Volume expansion from the latter reactions may explain the oxide stress visible around failed devices with intact dielectrics (i.e. the 8L device in Figure S6 ). Our ALD deposition of AlOx uses H2O precursor, which leads to Al-rich and sub-stoichiometric oxygen within capping layers. 12 A confluence of these factors likely produces the observed state of post-breakdown devices. Figure S7 shows results of as-exfoliated, 12L WTe2 nanoribbon (WNR) devices, electrically driven to the point of failure. A mean contact width of ~50 nm is estimated by SEM measurements across both channels, with an estimated ~5-10% deviation along the device length. Post-breakdown imaging suggests failure at the Ti/Au contacts (red arrow). Measured current densities (33-37 MA/cm 2 at 80 K ambient) are quite similar to those reported in Figure 4d for wide WTe2 devices. This is unlike short graphene nanoribbons (GNRs) which show higher current density than large graphene devices due to their larger thermal healing length which facilitates heat sinking to the contacts (for GNRs). 3 This highlights that the current density limitation of short WNRs is intrinsic, due to their low in-plane thermal conductivity. 
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